Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RVFI - better dret handling + addind tdata2 + minor refactoring #858

Merged
merged 1 commit into from
Aug 28, 2023

Conversation

YoannPruvost
Copy link
Contributor

This PR fixes the issue on the debug_test
This provide a better handling of gpr updates after a dret instruction

@@ -611,7 +611,7 @@ module cv32e40p_rvfi

`include "insn_trace.sv"

insn_trace_t trace_if, trace_id, trace_ex, trace_ex_next, trace_wb;
insn_trace_t trace_if, trace_id, trace_ex, trace_ex_next, trace_wb;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

can you fix the spacing here?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Hi,

Verible revert it back

@pascalgouedo pascalgouedo added the Component:Verif For issues in the verification environment or test cases (e.g. for testbench, C code, etc.) label Aug 25, 2023
@davideschiavone davideschiavone merged commit a90f10d into openhwgroup:dev Aug 28, 2023
2 checks passed
@YoannPruvost YoannPruvost deleted the dev_dret branch October 4, 2023 05:34
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Component:Verif For issues in the verification environment or test cases (e.g. for testbench, C code, etc.)
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants