Updates after review.

Signed-off-by: Oystein Knauserud <[email protected]>
openhwgroup · Jan 9, 2023 · 2644b3e · 2644b3e
1 parent 9e16d19
commit 2644b3e
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/rtl/cv32e40x_i_decoder.sv b/rtl/cv32e40x_i_decoder.sv
@@ -71,7 +71,7 @@ module cv32e40x_i_decoder import cv32e40x_pkg::*;
         decoder_ctrl_o.rf_we                        = 1'b1;             // Write LR
         decoder_ctrl_o.rf_re[0]                     = 1'b0;             // Calculate jump target (= PC + UJ imm)
         decoder_ctrl_o.rf_re[1]                     = 1'b0;             // Calculate jump target (= PC + UJ imm)
-        decoder_ctrl_o.bch_jmp_mux_sel              = tbljmp_i ? CT_TBLJMP : CT_JAL; // Zc tablejumps are mapped to JAL, but require its own mux selector for target computation.
+        decoder_ctrl_o.bch_jmp_mux_sel              = tbljmp_i ? CT_TBLJMP : CT_JAL; // Zc tablejumps are mapped to JAL, but require their own mux selector for target computation.
       end
 
       OPCODE_JALR: begin // Jump and Link Register

diff --git a/rtl/cv32e40x_pc_target.sv b/rtl/cv32e40x_pc_target.sv
@@ -44,7 +44,7 @@ module cv32e40x_pc_target import cv32e40x_pkg::*;
 
   always_comb begin : pc_target_mux
     unique case (bch_jmp_mux_sel_i)
-      CT_TBLJMP: pc_target = {jvt_addr_i, {(32-JVT_ADDR_WIDTH){1'b0}}} + {20'd0, jvt_index_i, 2'b00};
+      CT_TBLJMP: pc_target = {jvt_addr_i, {(32-JVT_ADDR_WIDTH){1'b0}}} + {22'd0, jvt_index_i, 2'b00};
       CT_JAL:    pc_target = pc_id_i   + imm_uj_type_i;
       CT_BCH:    pc_target = pc_id_i   + imm_sb_type_i;
       CT_JALR:   pc_target = jalr_fw_i + imm_i_type_i;    // Forward from WB, but only of ALU result