Altera opt 1

[AngelaGonzalezMarino]

The first optimization for Altera FPGA is to move the instruction queue to LUTRAM. The reason why the optimization previously done for Xilinx is not working, is that in that case asynchronous RAM primitives are used, and Altera does not support asynchronous RAM. Therefore, this optimization consists in using synchronous RAM for the instruction queue and FIFOs inside wt axi adapter.

The main changes to the existing code are:

• New RAM module to infer synchronous RAM in altera with independent read and write ports (SyncDpRam_ind_r_w.sv)

• Changes inside cva6_fifo_v3 to adapt to the use of synchronous RAM instead of asynchronous:

• When the FIFO is not empty, next data is always read and available at the output hiding the reading latency introduced by synchronous RAM (similar to fall-through approach). This is a simplification that is possible because in a FIFO we always know what is the next address to be read.

• When data is read right after write, we can’t use the previous method because there is a latency to first write the data in the FIFO, and then to read it. For this reason, in the new design there is an auxiliary register used to hide this latency. This is used only if the FIFO is empty, so we detect when the word written is first word, and keep it in this register. If the next cycle comes a read, the data out is taken from the aux register. Afterwards the data is already available in the RAM and can be read continuously as in the first case.

All this is only used inf FpgaAlteraEn parameter is enabled, otherwise the previous implementation with asynchronous RAM applies (when FpgaEn is set), or the register based implementation (when FpgaEn is not set).

[github-actions]

❌ failed run, report available here.

[github-actions]

✔️ successful run, report available here.

[github-actions]

❌ failed run, report available here.

[github-actions]

❌ failed run, report available here.

[github-actions]

❌ failed run, report available here.

[github-actions]

❌ failed run, report available here.

[JeanRochCoulon]

LGTM
But @Gchauvon can you have a look to this PR ?

[github-actions]

❌ failed run, report available here.

[github-actions]

❌ failed run, report available here.

[Gchauvon]

LGTM

[JeanRochCoulon]

Hello @AngelaGonzalezMarino The ASIC synthesis produces 1.2 more kgates. Do you know why ?

[JeanRochCoulon]

I get an hypothesis: some registers have been added in cva6_fifo_v3. They need to be gated by the FPGA Altera Enable parameter.

[AngelaGonzalezMarino]

I get an hypothesis: some registers have been added in cva6_fifo_v3. They need to be gated by the FPGA Altera Enable parameter.

maybe, let me try

[github-actions]

❌ failed run, report available here.

[github-actions]

❌ failed run, report available here.

[AngelaGonzalezMarino]

thanks!!