Skip to content

@efabless Efabless

Change the repository type filter

All

    Repositories list

    217 repositories

    • EF_TMR32

      Public
      Verilog
      •
      Apache License 2.0
      •1•0•3•0•Updated Jan 17, 2025Jan 17, 2025

    • cace

      Public
      Circuit Automatic Characterization Engine
      Python
      •
      Apache License 2.0
      •6•47•25•3•Updated Jan 17, 2025Jan 17, 2025

    • EF_UART

      Public
      Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP
      Verilog
      •
      Apache License 2.0
      •3•7•9•1•Updated Jan 16, 2025Jan 16, 2025

    • EF_I2C

      Public
      Verilog
      •
      Apache License 2.0
      •0•0•6•0•Updated Jan 16, 2025Jan 16, 2025

    • EF_I2S

      Public
      Two-wire I2S synchronous serial interface, compatible with I2S specification.
      Verilog
      •
      Apache License 2.0
      •0•0•6•2•Updated Jan 16, 2025Jan 16, 2025

    • EF_WDT32

      Public
      A simple WatchDog Timer (WDT)
      Verilog
      •
      Apache License 2.0
      •1•0•0•0•Updated Jan 16, 2025Jan 16, 2025

    • nix-eda

      Public
      Nix derivations for EDA tools
      nixedaelectronic-design-automationnix-flake
      Nix
      •
      Apache License 2.0
      •3•8•2•0•Updated Jan 16, 2025Jan 16, 2025

    • EF_GPIO8

      Public
      A generic 8-bit General Purpose I/O (GPIO) Peripheral
      Verilog
      •
      Apache License 2.0
      •1•1•1•0•Updated Jan 16, 2025Jan 16, 2025

    • EF_USB_CDC_WRAPPER

      Public
      Verilog
      •0•0•0•0•Updated Jan 16, 2025Jan 16, 2025

    • openlane-metrics

      Public
      Repository to store metric results for OpenLane 2.0.0+
      0•0•0•0•Updated Jan 16, 2025Jan 16, 2025

    • openlane2

      Public
      The next generation of OpenLane, rewritten from scratch with a modular architecture
      flowasicedaverilogvlsipnrsiliconlvsflowssta
      Python
      •
      Apache License 2.0
      •45•255•82•9•Updated Jan 16, 2025Jan 16, 2025

    • openlane2-ci-designs

      Public
      Continuous Integration Designs for OpenLane 2.0.0 or higher
      Verilog
      •1•0•0•1•Updated Jan 16, 2025Jan 16, 2025

    • sky130_klayout_pdk

      Public
      Skywaters 130nm Klayout PDK
      pdkskywaterschipdesign
      Python
      •
      Apache License 2.0
      •13•21•7•1•Updated Jan 15, 2025Jan 15, 2025

    • IHP-Open-PDK

      Public
      130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
      HTML
      •
      Apache License 2.0
      •68•0•1•0•Updated Jan 15, 2025Jan 15, 2025

    • sky130_aa_ip__programmable_pll

      Public
      Chipaloza Challange A Low Phase Noise Programmable Differential Clock Generator
      Tcl
      •
      Apache License 2.0
      •2•0•0•0•Updated Jan 14, 2025Jan 14, 2025

    • EF_QSPI_XIP_CTRL

      Public
      A QSPI XiP Flash Controller with a Direct Mapped Cache
      Verilog
      •
      Apache License 2.0
      •0•1•3•0•Updated Jan 14, 2025Jan 14, 2025

    • EF_SHA256

      Public
      Verilog
      •0•0•2•0•Updated Jan 14, 2025Jan 14, 2025

    • EF_AES

      Public
      Verilog
      •0•0•1•0•Updated Jan 14, 2025Jan 14, 2025

    • EF_SPI

      Public
      Verilog
      •0•0•5•0•Updated Jan 14, 2025Jan 14, 2025

    • EF_QSPI_FLASH_WRITER

      Public
      Verilog
      •0•0•0•0•Updated Jan 14, 2025Jan 14, 2025

    • EF_PSRAM_CTRL

      Public
      Verilog
      •
      Apache License 2.0
      •0•1•3•0•Updated Jan 13, 2025Jan 13, 2025

    • BusWrap

      Public
      Python
      •0•5•5•0•Updated Jan 13, 2025Jan 13, 2025

    • openlane2-step-unit-tests

      Public
      Step-specific Unit Tests for OpenLane 2.0.0+
      Verilog
      •
      Apache License 2.0
      •0•0•0•0•Updated Jan 13, 2025Jan 13, 2025

    • EF_UVM

      Public
      Python
      •1•2•0•0•Updated Jan 13, 2025Jan 13, 2025

    • ipm

      Public
      Open-source IPs Package Manager (IPM)
      Python
      •
      Apache License 2.0
      •2•14•7•3•Updated Jan 13, 2025Jan 13, 2025

    • EF_IP_UTIL

      Public
      A set of utilities that can be used to develop digital IPs in Verilog HDL.
      Verilog
      •0•0•0•0•Updated Jan 13, 2025Jan 13, 2025

    • volare

      Public
      Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
      version-managerpdkopenlanepdkspython
      Python
      •
      Apache License 2.0
      •7•63•5•4•Updated Jan 9, 2025Jan 9, 2025

    • central_CI

      Public
      0•0•1•5•Updated Jan 8, 2025Jan 8, 2025

    • skywater-pdk-libs-sky130_fd_io

      Public
      Verilog
      •
      Apache License 2.0
      •8•1•0•0•Updated Jan 8, 2025Jan 8, 2025

    • chipcraft---mest-course

      Public
      TL-Verilog
      •
      Creative Commons Zero v1.0 Universal
      •9•31•0•0•Updated Jan 6, 2025Jan 6, 2025