Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Auto determine core clock #760

Merged
merged 4 commits into from
Aug 19, 2024
Merged

Auto determine core clock #760

merged 4 commits into from
Aug 19, 2024

Conversation

chungshien-chai
Copy link
Contributor

@chungshien-chai chungshien-chai commented Aug 15, 2024

<Put hold on while waiting RIC API be updated - see https://rapidsilicon.atlassian.net/browse/VIRGO-384>

Together with os-fpga/FOEDAG#1673 and os-fpga/Raptor#1923, this changes auto-determine the needed core-clock. All the clock input is treated as fast clock

Testing done:

  • Port all these 4 changes (3 os-fpga repo + RIC API update) into latest NS Raptor
  • Run test/batch, test/batch_gen2 and test/batch_gen3

@chungshien-chai chungshien-chai marked this pull request as draft August 15, 2024 03:25
@alaindargelas alaindargelas merged commit 48ffb24 into main Aug 19, 2024
7 checks passed
@alaindargelas alaindargelas deleted the yosys-io-core-clk branch August 19, 2024 23:59
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants