Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Adding RISCV instruction memory view #64

Closed
wants to merge 4 commits into from
Closed

Adding RISCV instruction memory view #64

wants to merge 4 commits into from

Commits on Aug 11, 2023

  1. Added view and breakpoints to riscv instruction memory, WIP

    @onsdagens
    onsdagens committed Aug 11, 2023
    Configuration menu
    Copy the full SHA
    d62a372 View commit details
    Browse the repository at this point in the history

  2. Added current instruction highlight and breakpoint marker in vizia vi… 

    …ew of instruction memory
    @onsdagens
    onsdagens committed Aug 11, 2023
    Configuration menu
    Copy the full SHA
    3f65e43 View commit details
    Browse the repository at this point in the history

  3. Draw rectangle for instruction memory vizia component

    @onsdagens
    onsdagens committed Aug 11, 2023
    Configuration menu
    Copy the full SHA
    fe79b30 View commit details
    Browse the repository at this point in the history

Commits on Oct 12, 2023

  1. Merge pull request #66 from perlindgren/master 

    Merge pull request #62 from perlindgren/memview
    @onsdagens
    onsdagens authored Oct 12, 2023
    Configuration menu
    Copy the full SHA
    cae7ccf View commit details
    Browse the repository at this point in the history