Skip to content

Commit

Permalink
add diode iv only
Browse files Browse the repository at this point in the history
  • Loading branch information
Mohamed-Gomaa1 committed Jan 11, 2023
1 parent 16f37a6 commit 7d7f01c
Show file tree
Hide file tree
Showing 21 changed files with 405 additions and 230 deletions.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
4 changes: 2 additions & 2 deletions models/xyce/testing/regression/diode/device_netlists/cv.spice
Original file line number Diff line number Diff line change
Expand Up @@ -20,8 +20,8 @@ dn1 out 0 diode_nd2ps_03v3 AREA={10u*10u}
.ac dec 10 1 10G
.step volt -12.13 1.13 0.13

.include "../../design.xyce"
.lib "../../sm141064.xyce" diode_typical
.include "../../../design.xyce"
.lib "../../../sm141064.xyce" diode_typical

.end

Expand Down
10 changes: 6 additions & 4 deletions models/xyce/testing/regression/diode/device_netlists/iv.spice
Original file line number Diff line number Diff line change
Expand Up @@ -17,12 +17,14 @@ dn1 n 0 {{device}} AREA={{area}}p
*****************
.DC Vn -12.13 1.13 0.13
.STEP TEMP {{temp}} -60 200
.print DC FORMAT=CSV file={{device}}_{{Id_sim}}_{{corner}}/simulated_{{Id_sim}}/{{i}}_simulated_A{{area}}_P{{pj}}.csv {abs(I(dn1))}
.print DC FORMAT=CSV file=diode_regr/{{device}}/simulated_iv/simulated_A{{area}}_P{{pj}}_t{{temp}}_{{corner}}.csv {abs(I(dn1))}

* .print DC FORMAT=CSV file=result.csv {N(dn1:is)}



.include "../../../../../design.xyce"
.lib "../../../../../sm141064.xyce" diode_{{corner}}

.end
.include "../../../design.xyce"
.lib "../../../sm141064.xyce" diode_{{corner}}

.end
Loading

0 comments on commit 7d7f01c

Please sign in to comment.