Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add implementation flow for VCU118. #24

Open
wants to merge 6 commits into
base: astral
Choose a base branch
from
Open

Add implementation flow for VCU118. #24

wants to merge 6 commits into from

Conversation

yvantor
Copy link
Collaborator

@yvantor yvantor commented Jun 30, 2024

Applying the patch proposed in #277.

@CyrilKoe I did not update the target/xilinx/xilins_ips/carfield_ip/constraints/carfield_ip.xdc according with the patch proposed here because I think the file changed quite a bit.

Also, in the target/xilinx/flavor_bd/constraints/vcu118_ext_jtag.xdc I noticed two things:

  • The jtag_trst_ni bus was not mapped on PMOD (I added it as a comment).
  • The legacy mapping of the external JTAG for the VCU118 was on the J52 connector. I saw you mapped it on the J53, but the PMOD indexing remained the same (J5x.1: TMS, J5x.3, TDI, J5x.5 TDO, J5x.7: TCK). Did you map the JTAG on J53 for specific reasons?

@yvantor yvantor requested a review from CyrilKoe June 30, 2024 08:35
@yvantor yvantor requested a review from alex96295 as a code owner June 30, 2024 08:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant