Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Initial ecc llc integration #125

Draft
wants to merge 37 commits into
base: astral-new
Choose a base branch
from
Draft

Commits on Mar 14, 2024

  1. hw: Update axi_vga to fix performance issue (#113)

    * Bender.yml: Update dependencies
    
    * axi_vga: Bump version to include an essential performance update
    
    * Bender.yml: Switch to released version
    
    * doc: Add new parameters, fix typo
    
    ---------
    
    Co-authored-by: Paul Scheffler <[email protected]>
    thommythomaso and paulsc96 authored Mar 14, 2024
    Configuration menu
    Copy the full SHA
    f5b2823 View commit details
    Browse the repository at this point in the history

Commits on Mar 15, 2024

  1. Configuration menu
    Copy the full SHA
    faf8449 View commit details
    Browse the repository at this point in the history

Commits on Apr 18, 2024

  1. make: Ensure correct path to xilinx.mk (#116)

    Co-authored-by: Philippe Sauter <[email protected]>
    phsauter and Philippe Sauter authored Apr 18, 2024
    Configuration menu
    Copy the full SHA
    b0e8ec3 View commit details
    Browse the repository at this point in the history

Commits on Apr 25, 2024

  1. target/xilinx: Fix typo in type parameter (#123)

    Fix a typo in the `reg_rsp_t` parameter. This is not very critical as
    it isn't used, but perhaps it can prevent future headache.
    
    Signed-off-by: Nils Wistoff <[email protected]>
    niwis authored Apr 25, 2024
    Configuration menu
    Copy the full SHA
    0deceee View commit details
    Browse the repository at this point in the history

Commits on May 10, 2024

  1. Integrate HMR unit for CVA6 redundancy.

    Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    642fad3 View commit details
    Browse the repository at this point in the history
  2. Add clic virtualization and LLC partitioning.

    Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    c5d4c7c View commit details
    Browse the repository at this point in the history
  3. Add clic virtualization and LLC partitioning.

    Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    80d2868 View commit details
    Browse the repository at this point in the history
  4. target/sim: Add JTAG tasks for reg access and preloading (#103)

    * target/sim: Add JTAG tasks to read/write 32b registers
    
    * target/sim: Add JTAG task to halt and load binary
    
    Can be used by platforms to halt CVA6 and preload a shared memory when
    execution happens on domains different than Cheshire.
    
    * target/sim: Clean up added tasks
    
    ---------
    
    Co-authored-by: Paul Scheffler <[email protected]>
    2 people authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    b82420c View commit details
    Browse the repository at this point in the history
  5. Bump CVA6-SDK tu fetch buildroot through HTTPS.

    Yvan Tortorella authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    faf38c5 View commit details
    Browse the repository at this point in the history
  6. Bump nonfree to filter out SPI fake errors.

    Yvan Tortorella authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    9a69d32 View commit details
    Browse the repository at this point in the history
  7. Add selectable AXI cut between core and ID remap.

    Yvan Tortorella authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    0357893 View commit details
    Browse the repository at this point in the history
  8. Propagate FullBandwidth parameter to atomics.

    Yvan Tortorella authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    1f48ad9 View commit details
    Browse the repository at this point in the history
  9. Update atomics tu not include ID queue optimization.

    Yvan Tortorella authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    02fcbc8 View commit details
    Browse the repository at this point in the history
  10. Integrate iDMA v0.6.

    Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    4a5b961 View commit details
    Browse the repository at this point in the history
  11. Bump axi RISC-V atomics.

    Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    43eef4a View commit details
    Browse the repository at this point in the history
  12. Bump iDMA to v0.6.2

    Yvan Tortorella authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    56588fd View commit details
    Browse the repository at this point in the history
  13. Bump dependencies.

    Yvan Tortorella authored and Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    044cea7 View commit details
    Browse the repository at this point in the history
  14. Fix Bender.lock.

    Yvan Tortorella committed May 10, 2024
    Configuration menu
    Copy the full SHA
    45202c5 View commit details
    Browse the repository at this point in the history

Commits on May 14, 2024

  1. Add AXI cut to solve timing loop in DMA wrap.

    Yvan Tortorella committed May 14, 2024
    Configuration menu
    Copy the full SHA
    63b8142 View commit details
    Browse the repository at this point in the history

Commits on May 16, 2024

  1. Bump common cells to fix FFARNC macro.

    Yvan Tortorella committed May 16, 2024
    Configuration menu
    Copy the full SHA
    d60b3fa View commit details
    Browse the repository at this point in the history
  2. Bump CVA6.

    Yvan Tortorella committed May 16, 2024
    Configuration menu
    Copy the full SHA
    963d0a4 View commit details
    Browse the repository at this point in the history

Commits on May 22, 2024

  1. Use AXI-dedicated checker for CVA6 and bump redundancy cells accordin…

    …gly.
    Yvan Tortorella committed May 22, 2024
    Configuration menu
    Copy the full SHA
    e112563 View commit details
    Browse the repository at this point in the history

Commits on May 27, 2024

  1. Properly connect output AXI bus if no redundancy is enabled.

    Yvan Tortorella committed May 27, 2024
    Configuration menu
    Copy the full SHA
    3035aa6 View commit details
    Browse the repository at this point in the history
  2. Bump CVA6 for ECC in TLB.

    Yvan Tortorella committed May 27, 2024
    Configuration menu
    Copy the full SHA
    f770f49 View commit details
    Browse the repository at this point in the history
  3. Bump CVA6 to extend ECC also in TLB tags.

    Yvan Tortorella committed May 27, 2024
    Configuration menu
    Copy the full SHA
    b8f2c57 View commit details
    Browse the repository at this point in the history
  4. Bump CVA6.

    Yvan Tortorella committed May 27, 2024
    Configuration menu
    Copy the full SHA
    e6f961b View commit details
    Browse the repository at this point in the history

Commits on May 28, 2024

  1. Integrate HMR unit for CVA6 redundancy.

    Yvan Tortorella authored and Aquaticfuller committed May 28, 2024
    Configuration menu
    Copy the full SHA
    4c9a573 View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    b8732c8 View commit details
    Browse the repository at this point in the history
  3. Configuration menu
    Copy the full SHA
    9cbcce7 View commit details
    Browse the repository at this point in the history
  4. Update axi_llc and redundancy_cells deps, axi_llc now reports ecc scr…

    …ubber uncorrectable error to cheshire
    Aquaticfuller committed May 28, 2024
    Configuration menu
    Copy the full SHA
    18e7d1c View commit details
    Browse the repository at this point in the history
  5. Update the axi_llc and redundancy_cells, the redundancy_cells has reb…

    …ased to the master branch
    Aquaticfuller committed May 28, 2024
    Configuration menu
    Copy the full SHA
    3e97ed5 View commit details
    Browse the repository at this point in the history

Commits on May 29, 2024

  1. Update axi_llc dep

    Aquaticfuller committed May 29, 2024
    Configuration menu
    Copy the full SHA
    17cdfbf View commit details
    Browse the repository at this point in the history

Commits on May 31, 2024

  1. Configuration menu
    Copy the full SHA
    7871297 View commit details
    Browse the repository at this point in the history

Commits on Jun 10, 2024

  1. Configuration menu
    Copy the full SHA
    a37f561 View commit details
    Browse the repository at this point in the history

Commits on Jul 10, 2024

  1. Configuration menu
    Copy the full SHA
    d542218 View commit details
    Browse the repository at this point in the history

Commits on Jul 16, 2024

  1. Configuration menu
    Copy the full SHA
    dea0078 View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    c3deb06 View commit details
    Browse the repository at this point in the history