Skip to content

Commit

Permalink
Try fix lint...
Browse files Browse the repository at this point in the history
  • Loading branch information
Yvan Tortorella committed May 13, 2024
1 parent 0a27bcf commit a089bd7
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions core/cache_subsystem/miss_handler.sv
Original file line number Diff line number Diff line change
Expand Up @@ -689,8 +689,8 @@ module axi_adapter_arbiter #(
parameter type req_t = std_cache_pkg::bypass_req_t,
parameter type rsp_t = std_cache_pkg::bypass_rsp_t
) (
input logic clk_i, // Clock
input logic rst_ni, // Asynchronous reset active low
input logic clk_i,
input logic rst_ni,
input logic clear_i,
// Master ports
input req_t [NR_PORTS-1:0] req_i,
Expand Down

0 comments on commit a089bd7

Please sign in to comment.