-
Notifications
You must be signed in to change notification settings - Fork 13
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Update embedded-hal
dependencies
#37
base: master
Are you sure you want to change the base?
Conversation
By MOSI/MISO missing I'm guessing you mean using the |
So we provide SPI implementation without owning the MISO pin? The potential problem I see here is that SPI traits usually deal with reading and writing. Maybe we need to re-structure the trait implementation to return errors in those pin configurations that are not complete (e.g., return an Error when trying to read from a display) |
I rescued a few examples from In any case, I will try to set up a proper GDB session with semihosting so we can test examples on board. Eventually, QEMU will support our needs and we can start using more robust CI workflows. |
I added new examples. It looks like QEMU supported GPIOs, but I introduced a bug in the GPIO implementation. Current examples work as expected both in QEMU and on board. Examples are now in I managed to use semihosting on the board. However, it only works for OpenOCD, JLinkDebugger has this option disabled. |
I still need to check:
|
NOTE: I still haven't tested these updates on boards. I will keep building some examples to verify that everything is alright. Furthermore, I have a few doubts about some peripherals (especially SPI, namely I don't understand why we would support SPI peripherals with MOSI or MISO missing).