Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Renaming Zcmlsd to Zclsd #42

Merged
merged 1 commit into from
Jul 4, 2024
Merged

Renaming Zcmlsd to Zclsd #42

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions header.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
[[header]]
= Load/Store Pair for RV32 (Zilsd & Zcmlsd)
= Load/Store Pair for RV32 (Zilsd & Zclsd)
:description: Load/Store Pair (LSP) instructions
:company: RISC-V.org
:revdate: 06/2024
Expand Down Expand Up @@ -61,7 +61,7 @@ Christian Herber, Torbjørn Viem Ness, Tariq Kurd.
== Introduction

This specification contains two RV32-only extensions, which add load and store instructions using register pairs. It does so by reusing existing instruction encodings which are RV64-only.
The specification defines 32-bit encodings (Zilsd extension) and 16-bit encodings (Zcmlsd).
The specification defines 32-bit encodings (Zilsd extension) and 16-bit encodings (Zclsd).

Load and store instructions will use the same definition of even-odd pairs as defined by the Zdinx extension.

Expand Down
2 changes: 1 addition & 1 deletion readme.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
= Load/Store Pair for RV32 Fast-Track Extension (Zilsd & Zcmlsd)
= Load/Store Pair for RV32 Fast-Track Extension (Zilsd & Zclsd)

This extension adds support for loads and stores using aligned register pairs. It is an RV32-only extension, reusing existing RV64 encodings.

Expand Down
18 changes: 9 additions & 9 deletions zilsd.adoc
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,7 +1,7 @@

== Load/Store pair

The Zilsd & Zcmlsd extensions provide load/store pair instructions for RV32, reusing the existing RV64 doubleword load/store instruction encodings.
The Zilsd & Zclsd extensions provide load/store pair instructions for RV32, reusing the existing RV64 doubleword load/store instruction encodings.

Operands containing `src` for store instructions and `dest` for load instructions are held in aligned `x`-register pairs, i.e., register numbers must be even. Use of misaligned (odd-numbered) registers for these operands is _reserved_.

Expand Down Expand Up @@ -43,12 +43,12 @@ As the access size is 64-bit, accesses are only considered naturally aligned for
Implementations may need to crack these instructions, and perform two memory operations in sequence. Therefore, implementations are not required to ensure atomicity when storing to memory. However, writing to both registers written by a 64-bit load must happen atomically to ensure fault handling is possible.
====

[[zcmlsd, Zcmlsd]]
=== Compressed Load/Store pair instructions (Zcmlsd)
[[zclsd, Zclsd]]
=== Compressed Load/Store pair instructions (Zclsd)

Zcmlsd depends on Zilsd and Zca. It has overlapping encodings with Zcf and is thus incompatible with Zcf.
Zclsd depends on Zilsd and Zca. It has overlapping encodings with Zcf and is thus incompatible with Zcf.

Zcmlsd adds the following RV32-only instructions:
Zclsd adds the following RV32-only instructions:

[%header,cols="^1,^1,4,8"]
|===
Expand Down Expand Up @@ -198,7 +198,7 @@ Encoding (RV32)::
Description::
Loads stack-pointer relative 64-bit value into registers `rd'` and `rd'+1`. It computes its effective address by adding the zero-extended offset, scaled by 8, to the stack pointer, `x2`. It expands to `ld rd, offset(x2)`. C.LDSP is only valid when _rd_≠x0; the code points with _rd_=x0 are reserved.

Included in: <<zcmlsd>>
Included in: <<zclsd>>

<<<

Expand All @@ -225,7 +225,7 @@ Encoding (RV32)::
Description::
Stores a stack-pointer relative 64-bit value from registers `rs2'` and `rs2'+1`. It computes an effective address by adding the _zero_-extended offset, scaled by 8, to the stack pointer, `x2`. It expands to `sd rs2, offset(x2)`.

Included in: <<zcmlsd>>
Included in: <<zclsd>>

<<<

Expand Down Expand Up @@ -255,7 +255,7 @@ Description::
Loads a 64-bit value into registers `rd'` and `rd'+1`.
It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.

Included in: <<zcmlsd>>
Included in: <<zclsd>>

<<<

Expand Down Expand Up @@ -286,4 +286,4 @@ Stores a 64-bit value from registers `rs2'` and `rs2'+1`.
It computes an effective address by adding the zero-extended offset, scaled by 8, to the base address in register rs1'.
It expands to `sd rs2', offset(rs1')`.

Included in: <<zcmlsd>>
Included in: <<zclsd>>
Loading