Skip to content
cortex-m-rt CI

Expose configuration of the SEVONPEND bit within the System Control Register (SCR) #392

Sign in to view logs

Expose configuration of the SEVONPEND bit within the System Control Register (SCR)

Expose configuration of the SEVONPEND bit within the System Control Register (SCR) #392

Triggered via pull request June 23, 2024 06:03
@calebstewartcalebstewart
opened #539
calebstewart:master
Status Success
Total duration 44m 3s
Artifacts –

rt-ci.yml

on: pull_request
Matrix: rt-ci-linux
Matrix: rt-ci-other-os
Fit to window
Zoom out
Zoom in