Skip to content

Minor Release v2.8.0
Compare
Choose a tag to compare
@ruck314 ruck314 released this 20 Jul 19:09
· 1917 commits to main since this release
v2.8.0
69df912
This commit was created on GitHub.com and signed with GitHub’s verified signature. The key has expired.
GPG key ID: 4AEE18F83AFDEB23
Expired
Learn about vigilant mode.

Pull Requests Since v2.7.0

Unlabeled

  1. #722 - Release Candidate v2.8.0
  2. #719 - Update to SURF's UART
  3. #718 - Resolving AXI-Lite Protocol Violations in the AxiLitePkg.vhd
  4. #721 - AXI-Lite Logic Optimization for reads
  5. #723 - SyncMinMax and AxiStreamBatcherEventBuilder Bug fixes
  6. #720 - Fixed Surf.AxiVersion.Builder

Pull Request Details

Resolving AXI-Lite Protocol Violations in the AxiLitePkg.vhd
Author: Larry Ruckman [email protected]
Date: Fri Jul 17 10:51:41 2020 -0700
Pull: #718 (50 additions, 35 deletions, 7 files changed)
Branch: slaclab/ESCORE-581
Jira: https://jira.slac.stanford.edu/issues/ESCORE-581

Notes:

Description

  • resolved AXI-Lite protocol violation = AXI_ERRS_BRESP_AW for axiSlaveWriteResponse()
  • resolved AXI-Lite protocol violation = AXI_AUXM_RCAM_UNDERFLOW for axiSlaveReadResponse()
  • resolved AXI-Lite protocol violation = AXI_AUXM_RCAM_UNDERFLOW for axiSlaveDefault()
  • Update to axiSlaveReadResponse() and axiSlaveWaitReadTxn() requires rdata not to be modified outside of axilStatus.readEnable=0x1
  • whitespace removal on AxiLiteCrossbar.vhd

Simulation Testbed

https://github.com/slaclab/surf-axi-protocol-checking/blob/master/firmware/simulations/SurfAxiLiteProtocolCheckerTb/tb/SurfAxiLiteProtocolCheckerTb.vhd

Update to SURF's UART
Author: Larry Ruckman [email protected]
Date: Fri Jul 17 10:40:37 2020 -0700
Pull: #719 (130 additions, 130 deletions, 5 files changed)
Branch: slaclab/ESCORE-576
Jira: https://jira.slac.stanford.edu/issues/ESCORE-576

Notes:

Description

  • relabel clkEn to baudClkEn
    • because it is not a clock enable but a heartbeat strobe

Fixed Surf.AxiVersion.Builder
Author: Larry Ruckman [email protected]
Date: Fri Jul 17 11:16:49 2020 -0700
Pull: #720 (1 additions, 1 deletions, 1 files changed)
Branch: slaclab/ESCORE-579
Jira: https://jira.slac.stanford.edu/issues/ESCORE-579

Notes:

Description

Parsing before fix:

AxiVersion:
  BuildStamp: "Kcu105GigE: Vivado v2020.1, rdsrv302 (x86_64), Built Thu 16 Jul\
    \ 2020 11:56:02 AM PDT by ruckman\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"
  ImageName: Kcu105GigE
  BuildEnv: Vivado v2020.1
  BuildServer: rdsrv302 (x86_64)
  BuildDate: Thu 16 Jul 2020 11:56:02 AM PDT
  Builder: "ruckman\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"

Parsing after fix:

AxiVersion:
  BuildStamp: "Kcu105GigE: Vivado v2020.1, rdsrv302 (x86_64), Built Thu 16 Jul\
    \ 2020 11:56:02 AM PDT by ruckman\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\
    \0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0\0"
  ImageName: Kcu105GigE
  BuildEnv: Vivado v2020.1
  BuildServer: rdsrv302 (x86_64)
  BuildDate: Thu 16 Jul 2020 11:56:02 AM PDT
  Builder: ruckman

AXI-Lite Logic Optimization for reads
Author: Larry Ruckman [email protected]
Date: Fri Jul 17 10:35:11 2020 -0700
Pull: #721 (3 additions, 42 deletions, 26 files changed)
Branch: slaclab/ESCORE-582
Jira: https://jira.slac.stanford.edu/issues/ESCORE-582

Notes:

Description

  • rdata is already reset to zero in axiSlaveWaitTxn.axiSlaveWaitReadTxn()

Release Candidate v2.8.0
Author: Larry Ruckman [email protected]
Date: Mon Jul 20 12:03:50 2020 -0700
Pull: #722 (197 additions, 204 deletions, 36 files changed)
Branch: slaclab/pre-release
Issues: #721, #719, #718, #720, #723

Notes:

New Features

  • AXI-Lite Logic Optimization for reads #721
  • Update to SURF's UART #719

Bug Fixes

  • Resolving AXI-Lite Protocol Violations in the AxiLitePkg.vhd #718
  • Fixed Surf.AxiVersion.Builder #720
  • SyncMinMax and AxiStreamBatcherEventBuilder Bug fixes #723

SyncMinMax and AxiStreamBatcherEventBuilder Bug fixes
Author: Larry Ruckman [email protected]
Date: Mon Jul 20 09:49:31 2020 -0700
Pull: #723 (16 additions, 6 deletions, 2 files changed)
Branch: slaclab/SyncMinMax-bug-fix
Issues: #718

Notes:

Description

  • bug fix for dataOut when rstStat event occurs
  • bug fix for AxiStreamBatcherEventBuilder's AXI-Lite after PR #718
Assets 2
Loading