Skip to content

Commit

Permalink
tinytapeout icebreaker sim
Browse files Browse the repository at this point in the history
  • Loading branch information
@sylefeb
sylefeb committed Aug 26, 2024
1 parent 9e08aa0 commit dd0e113
Show file tree
Hide file tree
Showing 3 changed files with 212 additions and 7 deletions.
21 changes: 14 additions & 7 deletions frameworks/boards/tinytapeout/board.json
View file
Original file line number Diff line number Diff line change
Expand Up @@ -9,17 +9,24 @@
],
"builders": [
{
"name" : "tinytapeout",
"builder" : "shell",
"command" : "tinytapeout.sh",
"name" : "tinytapeout",
"builder" : "shell",
"command" : "tinytapeout.sh",
"description": "Custom shell script using yosys"
},
{
"name" : "tt_icestick",
"builder" : "shell",
"framework" : "tt_icestick.v",
"command" : "tt_icestick.sh",
"name" : "tt_icestick",
"builder" : "shell",
"framework" : "tt_icestick.v",
"command" : "tt_icestick.sh",
"description": "Tinytapeout simulation on icestick"
},
{
"name" : "tt_icebreaker",
"builder" : "shell",
"framework" : "tt_icebreaker.v",
"command" : "tt_icebreaker.sh",
"description": "Tinytapeout simulation on icebreaker"
}
]
}
Expand Down
55 changes: 55 additions & 0 deletions frameworks/boards/tinytapeout/tt_icebreaker.sh
View file
Original file line number Diff line number Diff line change
@@ -0,0 +1,55 @@
#!/bin/bash

set -e

case "$(uname -s)" in
MINGW*|CYGWIN*)
SILICE_DIR=`cygpath $SILICE_DIR`
BUILD_DIR=`cygpath $BUILD_DIR`
FRAMEWORKS_DIR=`cygpath $FRAMEWORKS_DIR`
FRAMEWORK_FILE=`cygpath $FRAMEWORK_FILE`
BOARD_DIR=`cygpath $BOARD_DIR`
;;
*)
esac

echo "build script: SILICE_DIR = $SILICE_DIR"
echo "build script: BUILD_DIR = $BUILD_DIR"
echo "build script: BOARD_DIR = $BOARD_DIR"
echo "build script: FRAMEWORKS_DIR = $FRAMEWORKS_DIR"
echo "build script: FRAMEWORK_FILE = $FRAMEWORK_FILE"

export PATH=$PATH:$SILICE_DIR/../tools/fpga-binutils/mingw64/bin/:$SILICE_DIR
case "$(uname -s)" in
MINGW*)
# export PYTHONHOME=/mingw64/bin
# export PYTHONPATH=/mingw64/lib/python3.8/
export QT_QPA_PLATFORM_PLUGIN_PATH=/mingw64/share/qt5/plugins
;;
*)
esac

cd $BUILD_DIR

set +e
rm build*
set -e

silice --frameworks_dir $FRAMEWORKS_DIR -f $FRAMEWORK_FILE -o build.v $1 "${@:2}"

if [[ ! -z "${NO_BUILD}" ]]; then
echo "Skipping build."
exit
fi

yosys -p "read_verilog -sv build.v" -p "synth_ice40 -dsp -json build.json -abc9 -device u -top top"
nextpnr-ice40 --up5k --freq 12 --package sg48 --json build.json --pcf $BOARD_DIR/../icebreaker/icebreaker.pcf --asc build.asc -r

icepack -s build.asc build.bin

if [[ ! -z "${NO_PROGRAM}" ]]; then
echo "Skipping prog."
exit
fi

iceprog build.bin
143 changes: 143 additions & 0 deletions frameworks/boards/tinytapeout/tt_icebreaker.v
View file
Original file line number Diff line number Diff line change
@@ -0,0 +1,143 @@
/*
* Copyright (c) 2024 Your Name
* SPDX-License-Identifier: Apache-2.0
*/

`default_nettype none

// for tinytapeout we target ice40, but then replace SB_IO cells
// by a custom implementation
`define ICE40 1
$$ICE40=1
`define SIM_SB_IO 1
$$SIM_SB_IO=1
`define ICEBREAKER 1
$$ICEBREAKER = 1

// config
$$config['bram_wenable_width'] = '1'
$$config['dualport_bram_wenable0_width'] = '1'
$$config['dualport_bram_wenable1_width'] = '1'
$$config['simple_dualport_bram_wenable0_width'] = '1'
$$config['simple_dualport_bram_wenable1_width'] = '1'
// declare package pins (has to match the hardware pin definition)
// pin.NAME = <WIDTH>
$$pin.LED1=1 pin.LED2=1 pin.LED3=1 pin.LED4=1 pin.LED5=1
$$pin.BTN1=1 pin.BTN2=1 pin.BTN3=1
$$pin.TX=1 pin.RX=1
$$pin.P1A1=1 pin.P1A2=1 pin.P1A3=1 pin.P1A4=1
$$pin.P1A7=1 pin.P1A8=1 pin.P1A9=1 pin.P1A10=1
$$pin.P1B1=1 pin.P1B2=1 pin.P1B3=1 pin.P1B4=1
$$pin.P1B7=1 pin.P1B8=1 pin.P1B9=1 pin.P1B10=1
$$pin.P2_1=1 pin.P2_2=1 pin.P2_3=1 pin.P2_4=1
$$pin.P2_7=1 pin.P2_8=1 pin.P2_9=1 pin.P2_10=1
$$pin.FLASH_SCK=1 pin.FLASH_SSB=1 pin.FLASH_IO0=1 pin.FLASH_IO1=1
$$pin.FLASH_IO2=1 pin.FLASH_IO3=1
$$pin.RGB_R=1 pin.RGB_G=1 pin.RGB_B=1
// pin groups and renaming
$$pin.leds = {pin.LED1,pin.LED2,pin.LED5,pin.LED3,pin.LED4}
$$pin.btns = {pin.BTN3,pin.BTN2,pin.BTN1}
$$pin.uart_tx = {pin.TX}
$$pin.uart_rx = {pin.RX}
$$pin.video_r = {pin.P1A4 ,pin.P1A3,pin.P1A2,pin.P1A1,0,0}
$$pin.video_g = {pin.P1B4 ,pin.P1B3,pin.P1B2,pin.P1B1,0,0}
$$pin.video_b = {pin.P1A10,pin.P1A9,pin.P1A8,pin.P1A7,0,0}
$$pin.video_hs = {pin.P1B7}
$$pin.video_vs = {pin.P1B8}
$$pin.pmod = {pin.P1A10,pin.P1A9,pin.P1A8,pin.P1A7,pin.P1A4,pin.P1A3,pin.P1A2,pin.P1A1}
$$pin.pmod2 = {pin.P1B10,pin.P1B9,pin.P1B8,pin.P1B7,pin.P1B4,pin.P1B3,pin.P1B2,pin.P1B1}
$$pin.oled_mosi = {pin.P1A4} pin.oled_clk = {pin.P1A3}
$$pin.oled_dc = {pin.P1A2} pin.oled_resn = {pin.P1A1}
$$pin.sf_clk = {pin.FLASH_SCK} pin.sf_csn = {pin.FLASH_SSB}
$$pin.sf_mosi = {pin.FLASH_IO0} pin.sf_miso = {pin.FLASH_IO1}
$$pin.sf_io0 = {pin.FLASH_IO0} pin.sf_io1 = {pin.FLASH_IO1}
$$pin.sf_io2 = {pin.FLASH_IO2} pin.sf_io3 = {pin.FLASH_IO3}
$$pin.ram_clk = {pin.P1A4} pin.ram_csn = {pin.P1A1}
$$pin.ram_io0 = {pin.P1A2} pin.ram_io1 = {pin.P1A3}
$$pin.ram_io2 = {pin.P1A7} pin.ram_io3 = {pin.P1A8}
$$pin.ram_bank = {pin.P1A10,pin.P1A9}
$$pin.extras = {pin.P1B10,pin.P1B9,pin.RGB_B,pin.RGB_G,pin.RGB_R}
$$pin.prlscreen_d = {pin.P2_10,pin.P1B10,pin.P2_8,pin.P2_7,pin.P2_4,pin.P1B4,pin.P2_2,pin.P2_1}
$$pin.prlscreen_resn = {pin.P1B2} pin.prlscreen_csn = {pin.P1B8}
$$pin.prlscreen_rs = {pin.P1B3} pin.prlscreen_clk = {pin.P1B9}
$$pin.pmdpi_csn = {pin.P1A7} pin.pmdpi_clk = {pin.P1A10}
$$pin.pmdpi_io0 = {pin.P1A8} pin.pmdpi_io1 = {pin.P1A9}
//
$$NUM_LEDS = 5
$$NUM_BTNS = 3

/**
* PLL configuration
* icebreaker 25MHz
*/

module pll(
input clock_in,
output clock_out
);

SB_PLL40_PAD #(.FEEDBACK_PATH("SIMPLE"),
.PLLOUT_SELECT("GENCLK"),
.DIVR(4'b0000),
// 25
.DIVF(7'b1000010),
.DIVQ(3'b101),
//
.FILTER_RANGE(3'b001),
.DELAY_ADJUSTMENT_MODE_FEEDBACK("FIXED"),
.FDA_FEEDBACK(4'b0000),
.DELAY_ADJUSTMENT_MODE_RELATIVE("FIXED"),
.FDA_RELATIVE(4'b0000),
.SHIFTREG_DIV_MODE(2'b00),
.ENABLE_ICEGATE(1'b0)
) uut (
.PACKAGEPIN(clock_in),
.PLLOUTCORE(clock_out),
.EXTFEEDBACK(),
.DYNAMICDELAY(),
.LATCHINPUTVALUE(),
.RESETB(1'b1),
.BYPASS(1'b0)
);

endmodule

module top(
%TOP_SIGNATURE%
input CLK
);

// reset management
reg ready = 0;
reg [23:0] RST_d;
reg [23:0] RST_q;

always @* begin
RST_d = RST_q[23] ? RST_q : RST_q + 1;
end

always @(posedge fast_clock) begin
if (ready) begin
RST_q <= RST_d;
end else begin
ready <= 1;
RST_q <= 0;
end
end

wire run_main;
assign run_main = 1'b1;

%WIRE_DECL%

wire fast_clock;
pll _pll(.clock_in(CLK),.clock_out(fast_clock));

M_main __main(
.clock(fast_clock),
.reset(~RST_q[23]),
%MAIN_GLUE%
.in_run(run_main)
);

endmodule

0 comments on commit dd0e113

Please sign in to comment.