mb/system76/tgl-u: Disable SATA DevSlp

After changing EC detection of S0ix from CPU_C10_GATE# to SLP_S0#, DevSlp blocks suspend entry. Disable it for now. Change-Id: I3ac796f1fcdd201bcfc0bff4f02dca379b5b8234 Signed-off-by: Tim Crawford <[email protected]>
system76 · Nov 14, 2022 · 421b2ec · 421b2ec
1 parent 10bd2a2
commit 421b2ec
Show file tree

Hide file tree

Showing 2 changed files with 4 additions and 2 deletions.
diff --git a/src/mainboard/system76/tgl-u/variants/darp7/overridetree.cb b/src/mainboard/system76/tgl-u/variants/darp7/overridetree.cb
@@ -124,7 +124,8 @@ chip soc/intel/tigerlake
 		device ref sata on
 			# SATA1 (SSD0)
 			register "SataPortsEnable[1]" = "1"
-			register "SataPortsDevSlp[1]" = "1"
+			# FIXME: DevSlp breaks S0ix
+			#register "SataPortsDevSlp[1]" = "1"
 			register "SataPortsEnableDitoConfig[1]" = "1"
 			register "SataSalpSupport" = "1"
 		end

diff --git a/src/mainboard/system76/tgl-u/variants/lemp10/overridetree.cb b/src/mainboard/system76/tgl-u/variants/lemp10/overridetree.cb
@@ -104,7 +104,8 @@ chip soc/intel/tigerlake
 		device ref sata on
 			# SATA1 (SSD2)
 			register "SataPortsEnable[1]" = "1"
-			register "SataPortsDevSlp[1]" = "1"
+			# FIXME: DevSlp breaks S0ix
+			#register "SataPortsDevSlp[1]" = "1"
 			register "SataPortsEnableDitoConfig[1]" = "1"
 			register "SataSalpSupport" = "1"
 		end