Home

RgGen

RgGen is a code generator tool for SoC/IP/FPGA/RTL engineers. RgGen will automatically generate source files for control/status registers, e.g. RTL, UVM RAL model, C header file, from its register map spreadsheet document.

• Getting Started
• Default Configurable Attributes
• Default Register Map Format