Home

RgGen

RgGen is a code generation tool for SoC/IP/FPGA engineers. RgGen enables them to generate source code for control/status registers for their design, e.g. RTL, UVM RAL model, C header file, from its register map spreadsheet document.

• Getting Started
• Default Configurable Attributes
• Default Register Map Format