openMSP430 project ported to Terasic DE0 and DE0CV. (I2C master core and basic UART included)
-
Updated
Sep 19, 2022 - Verilog
openMSP430 project ported to Terasic DE0 and DE0CV. (I2C master core and basic UART included)
Basic UART interface module written in System Verilog (Real FPGA proven)
Add a description, image, and links to the basic-uart topic page so that developers can more easily learn about it.
To associate your repository with the basic-uart topic, visit your repo's landing page and select "manage topics."