Skip to content
View vadakkodan's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report vadakkodan

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Counter_XILINX_FPGA_Seven_Segment Counter_XILINX_FPGA_Seven_Segment Public

    Counts 0-9 using 7 Segment Spartan 3 FPGA (XC3S200)

    Verilog 1 2

  2. kianRiscV kianRiscV Public

    Forked from splinedrive/kianRiscV

    KianRISC-V! No RISC-V, no fun! RISC-V CPU with strong design rules and unittested! CPU you can trust! kianv rv32im risc-v a hdmi soc with harris computer architecture in verilog with firmware that …

    AGS Script 1

  3. VGA-interfacing-Spartan-3-FPGA VGA-interfacing-Spartan-3-FPGA Public

    Verilog 1

  4. V V Public

  5. nerd_vadakkodan nerd_vadakkodan Public template

    Miscellaneous

    JavaScript

  6. adder_hdl adder_hdl Public

    Different Types of adders in HDL.