Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

libtoolbuild error #108

Open
wants to merge 50 commits into
base: pre-release
Choose a base branch
from
Open

libtoolbuild error #108

wants to merge 50 commits into from

Conversation

tinebp
Copy link

@tinebp tinebp commented Dec 3, 2021

make libramulator.a
libtool: error: unrecognised option: '-static'

Solution:
libramulator.a: $(OBJS) $(OBJDIR)/Gem5Wrapper.o
$(AR) rcs $@ $^

i7mist and others added 30 commits January 5, 2016 13:52
In case any level of cache is not used.
so that it is compatible with queue length sum per channel
remove redundant cache configuration
fix wrong organization string for DDR4, LPDDR4
1. use macro to hide some statistics from gem5
2. change gem5wrapper. parse config file before passing it to gem5wrapper, so that we can inject configurations from gem5 side.
Fixes #20
fix missing definition compile error
Fixes #21
(gem5 mode) pass number of cpu to ramulator, specify cpuid in ramulator memory requests
Changes to integrate Ramulator with the Structural Simulation Toolkit…
…earching for past hits using direct map indexing can generate an empty element if the search is not found. This will cause future desired insertion to the table to fail.
…les with 100 million warmup instructions; added 3200 data rate option for DDR4; fixed some command scheduling bugs that were leading to activate-precharge without read or write command; changed the default scheduler to FRFCFS_Cap;
… few write requests left in the write queue in the controller;
…is set to 0 in the config file. When expected_num_insts == 0 the trace will run until completion and the simulation will finish; Included a warning for a case where the warmup_insts is larger than the number of instructions in the trace file and the end of the trace file is reached, i.e., expected_num_insts == 0;
Source: Micron 8Gb DDR4 datasheet (tRFC+10ns)

Signed-off-by: Roy Spliet <[email protected]>
Change is cosmetic only. Timing is unaffected, as both tBL and tCCDS are in
practice always 4*tCK.

Signed-off-by: Roy Spliet <[email protected]>
This constraint was taken into account for explicit precharge operations, but
not for the implicit "auto precharge" bit on RDA/WRA. Note that, like the
original constraint, this assumes per-rank refresh rather than (staggered)
per-bank.

Signed-off-by: Roy Spliet <[email protected]>
DDR4: Timing constraint fixes
* added stt-mram files.

* added sttmram case to main.cpp
agyaglikci and others added 20 commits November 5, 2018 20:17
* Support for custom mapping;

* disabling dump

* Update README.md

* Applied requirements for the pull request: Default mapping should remain the same; Lang fixes in README; Disabling debugging;
* Adding PCM model

* added PCM model files.
* Added PCM case to main.cpp
This is a safeguard when e.g. the following sequence of commands occurs
with minimal distance:
ACT(x), RDA(x), REF

In this case RDA will be issued as early as possible for minimum data arrival
delay, but not finish until after tRC. The existing distance between RDA and
REF is insufficient to guarantee compliant timing, as generally nRAS > nRTP+nRP.
This patch adds a minimal distance between ACT and REF, mirroring the ACT-ACT
distance at the bank level.

Signed-off-by: Roy Spliet <[email protected]>
* Fixed a bug which made FCFS Scheduler fail an assert in DDR3 and DDR4. Also made Scheduler.h more readable

* 75% documentation done for src/scheduler.h

* Added Documentation to Scheduler.h
* DDR3: Honour ACT->REF distance.

Analogue to 448232b DDR4: Honour ACT->REF distance. (#69)  Enforces the minimal
distance between activate and refresh even if precharge was performed by RDA
or WRA.

Signed-off-by: Roy Spliet <[email protected]>

* DDR3: Honour RDA/WRA->REF distance.

Analogue to c14cb18 DDR4: Honour RDA/WRA->REF distance.

Signed-off-by: Roy Spliet <[email protected]>
as it leads to incorrect behavior when using --mode=dram
The new test runs Ramulator using the default DDR3/DDR4 configurations with synthetic and spec traces.
It compares the simulation statistics against the golden results and checks Ramulator's runtime, and memory usage
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.