Skip to content

Commit

Permalink
bug fix of controlflow_analyzer for recent python
Browse files Browse the repository at this point in the history
  • Loading branch information
shtaxxx committed Nov 16, 2019
1 parent 1d42c1b commit 5ae53c8
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions pyverilog/controlflow/controlflow_analyzer.py
Original file line number Diff line number Diff line change
Expand Up @@ -88,8 +88,8 @@ def getFuncdict(self, termname, delaycnt=0):
tree = self.makeTree(termname)
funcdict = splitter.split(tree)
funcdict = splitter.remove_reset_condition(funcdict)
if len(funcdict) == 1 and len(funcdict.keys()[0]) == 0:
next_term = funcdict.values()[0]
if len(funcdict) == 1 and len(list(funcdict.keys())[0]) == 0:
next_term = list(funcdict.values())[0]
if isinstance(next_term, DFTerminal):
return self.getFuncdict(next_term.name, delaycnt + 1)
return funcdict, delaycnt
Expand Down

0 comments on commit 5ae53c8

Please sign in to comment.