Skip to content

Actions: SiEPIC/UBC-ELEC413-2025

Actions

Run Layout Verification

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
run-verification.yml
260 workflow runs
260 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

chip 2 submission Run Layout Verification #35: Pull request #9 synchronize by petervoznyuk
February 5, 2025 23:00 40s petervoznyuk:main
petervoznyuk:main
February 5, 2025 23:00 40s
project2 draft design Run Layout Verification #34: Pull request #12 synchronize by tz0515
February 5, 2025 22:56 40s tz0515:main
tz0515:main
February 5, 2025 22:56 40s
project2 draft design Run Layout Verification #33: Pull request #12 synchronize by tz0515
February 5, 2025 22:55 41s tz0515:main
tz0515:main
February 5, 2025 22:55 41s
Add files via upload Run Layout Verification #32: Pull request #15 opened by OwenL1N
February 5, 2025 22:50 38s OwenL1N:main
OwenL1N:main
February 5, 2025 22:50 38s
Pull Request for Feb 10th Run Layout Verification #31: Pull request #14 opened by Olister123
February 5, 2025 22:43 37s Olister123:main
Olister123:main
February 5, 2025 22:43 37s
Add files via upload Run Layout Verification #30: Pull request #13 opened by yanoy0-hw
February 5, 2025 22:42 31s yanoy0-hw:main
yanoy0-hw:main
February 5, 2025 22:42 31s
project2 draft design Run Layout Verification #29: Pull request #12 opened by tz0515
February 5, 2025 22:39 39s tz0515:main
tz0515:main
February 5, 2025 22:39 39s
initial_draft_chip2 Run Layout Verification #28: Pull request #11 opened by dilyar-arkin
February 5, 2025 22:25 40s dilyar-arkin:main
dilyar-arkin:main
February 5, 2025 22:25 40s
Project 2 peer review submission Run Layout Verification #27: Pull request #10 opened by gillrobyn
February 5, 2025 22:23 38s gillrobyn:main
gillrobyn:main
February 5, 2025 22:23 38s
chip 2 submission Run Layout Verification #26: Pull request #9 opened by petervoznyuk
February 5, 2025 22:23 32s petervoznyuk:main
petervoznyuk:main
February 5, 2025 22:23 32s
Chip design 2 gds file Run Layout Verification #25: Pull request #4 synchronize by Yjhh152
February 5, 2025 22:07 33s Yjhh152:main
Yjhh152:main
February 5, 2025 22:07 33s
Chip design 2 gds file Run Layout Verification #24: Pull request #4 synchronize by Yjhh152
February 5, 2025 21:57 37s Yjhh152:main
Yjhh152:main
February 5, 2025 21:57 37s
Chip design 2 gds file Run Layout Verification #23: Pull request #4 synchronize by Yjhh152
February 5, 2025 21:56 45s Yjhh152:main
Yjhh152:main
February 5, 2025 21:56 45s
Chip design 2 gds file Run Layout Verification #22: Pull request #4 synchronize by Yjhh152
February 5, 2025 21:56 33s Yjhh152:main
Yjhh152:main
February 5, 2025 21:56 33s
Chip design 2 gds file Run Layout Verification #21: Pull request #4 synchronize by Yjhh152
February 5, 2025 21:53 32s Yjhh152:main
Yjhh152:main
February 5, 2025 21:53 32s
Chip design 2 gds file Run Layout Verification #20: Pull request #4 synchronize by Yjhh152
February 5, 2025 21:53 32s Yjhh152:main
Yjhh152:main
February 5, 2025 21:53 32s
Chip2 Design Run Layout Verification #19: Pull request #1 synchronize by clarkxu2003
February 5, 2025 21:26 31s clarkxu2003:main
clarkxu2003:main
February 5, 2025 21:26 31s
draft chip2 Run Layout Verification #18: Pull request #8 opened by emuller21
February 5, 2025 21:25 31s emuller21:main
emuller21:main
February 5, 2025 21:25 31s
Add Ron Nelson Peer Review Draft Run Layout Verification #17: Pull request #7 synchronize by rondnelson99
February 5, 2025 20:48 31s rondnelson99:main
rondnelson99:main
February 5, 2025 20:48 31s
Add Ron Nelson Peer Review Draft Run Layout Verification #16: Pull request #7 opened by rondnelson99
February 5, 2025 20:12 35s rondnelson99:main
rondnelson99:main
February 5, 2025 20:12 35s
Chip2 initial design. Sticking with ng=4.783 Run Layout Verification #15: Pull request #3 synchronize by LeonelBrav0
February 5, 2025 19:10 39s LeonelBrav0:main
LeonelBrav0:main
February 5, 2025 19:10 39s
Chip design 2 gds file Run Layout Verification #14: Pull request #4 synchronize by Yjhh152
February 5, 2025 11:25 38s Yjhh152:main
Yjhh152:main
February 5, 2025 11:25 38s
Chip design 2 gds file Run Layout Verification #13: Pull request #4 synchronize by Yjhh152
February 5, 2025 11:24 34s Yjhh152:main
Yjhh152:main
February 5, 2025 11:24 34s
Chip 2 draft layout Run Layout Verification #12: Pull request #6 opened by farnkjin
February 5, 2025 09:52 40s farnkjin:main
farnkjin:main
February 5, 2025 09:52 40s
Chip #2 Run Layout Verification #11: Pull request #5 opened by sish1ka
February 5, 2025 08:59 33s sish1ka:main
sish1ka:main
February 5, 2025 08:59 33s
ProTip! You can narrow down the results and go further in time using created:<2025-02-05 or the other filters available.