Skip to content
test

Chisel instead of Verilog #5

Sign in to view logs

Chisel instead of Verilog

Chisel instead of Verilog #5

Triggered via push November 9, 2024 14:36
@urishurish
pushed 10e2d65
remove_ena_input
Status Success
Total duration 1m 10s
Artifacts 1

test.yaml

on: push
test
1m 2s
test
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
test-vcd
1015 Bytes