Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Replace xme_ca_udm_dbg with xca_udm_dbg --aiearch aie-ml in the unit_tests/aievec_tests #546

Merged
merged 4 commits into from
Jul 17, 2023
Merged

Replace xme_ca_udm_dbg with xca_udm_dbg --aiearch aie-ml in the unit_tests/aievec_tests #546

merged 4 commits into from
Jul 17, 2023

Commits on Jul 10, 2023

  1. Implement vector reduction add, reduction min, and reduction max in a… 

    …uto vectorizer with different input and output data types
    @linay-xsj
    linay-xsj committed Jul 10, 2023
    Configuration menu
    Copy the full SHA
    136c516 View commit details
    Browse the repository at this point in the history

  2. Merge branch 'Xilinx:main' into main

    @linay-xsj
    linay-xsj authored Jul 10, 2023
    Configuration menu
    Copy the full SHA
    eac4860 View commit details
    Browse the repository at this point in the history

Commits on Jul 17, 2023

  1. Replace xme_ca_udm_dbg with xca_udm_dbg --aiearch aie-ml in the unit_… 

    …tests/aievec_tests
    @linay-xsj
    linay-xsj committed Jul 17, 2023
    Configuration menu
    Copy the full SHA
    4491f7c View commit details
    Browse the repository at this point in the history

  2. clean up

    @linay-xsj
    linay-xsj committed Jul 17, 2023
    Configuration menu
    Copy the full SHA
    fa20a14 View commit details
    Browse the repository at this point in the history