Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Renamed rv32e_unratified to rv32e_m because E extension was ratified … #416

Merged
merged 6 commits into from
Dec 24, 2023

Conversation

davidharrishmc
Copy link
Contributor

…January 2023

Description

Renamed rv32e_unratified to rv32e_m because E extension was ratified January 2023

Related Issues

NA

Ratified/Unratified Extensions

  • [ E ] Ratified
  • Unratified

List Extensions

E

Reference Model Used

  • [x ] SAIL
  • [x ] Spike
  • Other - < SPECIFY HERE >

Mandatory Checklist:

  • [ x] All tests are compliant with the test-format spec present in this repo ?
  • [ x] Ran the new tests on RISCOF with SAIL/Spike as reference model successfully ?
  • [ n/a] Ran the new tests on RISCOF in coverage mode
  • [ n/a] Link to Google-Drive folder containing the new coverage reports (See this for more info): < SPECIFY HERE >
  • [ n/a] Link to PR in RISCV-ISAC from which the reports were generated : < SPECIFY HERE >
  • [x ] Changelog entry created with a minor patch

Optional Checklist:

  • RISCV-V CTG PR link if tests were generated using it : < SPECIFY HERE >
  • Were the tests hand-written/modified ?
  • [ y openhwgroup/cvw] Have you run these on any hard DUT model ? Please specify name and provide link if possible in the description
  • If you have modified arch_test.h Please provide a detailed description of the changes in the Description section above.

Copy link
Collaborator

@allenjbaum allenjbaum left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This covers all the base ISA ops, and a few other extensions as well. RV32E may require effectively all extensions to be supported, but we are not prepared to do this at this time (and possibly won't have to; clarification has been asked for).
To properly test this, Zicsr must be implemented as well, which is a bit problematic (this PR does have that support, as does RV32I, so that should be OK)

@allenjbaum allenjbaum merged commit e17c80f into riscv-non-isa:main Dec 24, 2023
1 check passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants