Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Hexagon adapter and small additions #22

Merged
merged 23 commits into from
Apr 10, 2024
Merged

Commits on Mar 16, 2024

  1. Configuration menu
    Copy the full SHA
    3850308 View commit details
    Browse the repository at this point in the history
  2. Return correct arch bits

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    707e799 View commit details
    Browse the repository at this point in the history
  3. Configuration menu
    Copy the full SHA
    c67fe02 View commit details
    Browse the repository at this point in the history
  4. Add override

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    695876c View commit details
    Browse the repository at this point in the history
  5. Configuration menu
    Copy the full SHA
    c89f10b View commit details
    Browse the repository at this point in the history
  6. Fix reg name transforming

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    9a697cb View commit details
    Browse the repository at this point in the history
  7. Configuration menu
    Copy the full SHA
    d24ad3c View commit details
    Browse the repository at this point in the history
  8. Add option to disable the IO cache reset for every new frame.

    This is necessary if architectures need the context they
    are embedded in.
    Context means: Instruction word +- x bytes.
    For Hexagon the disassembly and IL steps are incorrect,
    if the context is not the same every time and differs
    from the actual binary.
    Because instructions disassemble differently depending on
    their neighbors.
    If the neighbor instruction of a packet indicated the
    start of it, and during the IL step execution this
    neighboring instructions is no longer the same,
    the interpretation is different and the IL step is invalid.
    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    a92be66 View commit details
    Browse the repository at this point in the history
  9. No longer ignore PC mismatch

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    52f4334 View commit details
    Browse the repository at this point in the history
  10. Fix typo

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    fd8ac77 View commit details
    Browse the repository at this point in the history
  11. Configuration menu
    Copy the full SHA
    dac2e4a View commit details
    Browse the repository at this point in the history
  12. Fix incorrect reg translation

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    9ee4dd4 View commit details
    Browse the repository at this point in the history
  13. Update doc string

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    294a993 View commit details
    Browse the repository at this point in the history
  14. Configuration menu
    Copy the full SHA
    958b2bc View commit details
    Browse the repository at this point in the history
  15. Configuration menu
    Copy the full SHA
    5d26fdb View commit details
    Browse the repository at this point in the history
  16. Fix: Read sf.data() not as string.

    If the sf bytes contain a '\0' byte, the code.size() call later
    returned the wrong size. Hence we directly read it as ut8 *
    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    feaccec View commit details
    Browse the repository at this point in the history
  17. Add a post-op list with all registers and their count.

    If the post-operand list had a register twice in it and
    the last entry had the correct value, a mismatch
    happened anyway.
    Because the first value was tested and did not match.
    
    This is not correct, since multiple writes to a register can happen.
    Only the last post-operand should be considered.
    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    952a95c View commit details
    Browse the repository at this point in the history
  18. Skip C4 writes

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    fc7b228 View commit details
    Browse the repository at this point in the history
  19. Configuration menu
    Copy the full SHA
    484b9c9 View commit details
    Browse the repository at this point in the history
  20. Configuration menu
    Copy the full SHA
    fa7881b View commit details
    Browse the repository at this point in the history
  21. Configuration menu
    Copy the full SHA
    77b8882 View commit details
    Browse the repository at this point in the history
  22. Set bap-frames to latest main

    Rot127 committed Mar 16, 2024
    Configuration menu
    Copy the full SHA
    1edbdad View commit details
    Browse the repository at this point in the history
  23. Configuration menu
    Copy the full SHA
    f805857 View commit details
    Browse the repository at this point in the history