Hardware Engineer
- Edinburgh, United Kingdom.
- https://www.linkedin.com/in/tej-sanghavi/
Pinned Loading
-
2D-Systolic-Array-Multiplier
2D-Systolic-Array-Multiplier Public2D Systolic Array Multiplier
SystemVerilog 8
-
Basic-JTAG-Implementation
Basic-JTAG-Implementation PublicThe intent of this repository is to get a better understanding of JTAG
SystemVerilog 1
-
-
Advance-FPGA-Design
Advance-FPGA-Design PublicExamples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.
-
DE1-SoC-Projects
DE1-SoC-Projects PublicThis repository contains simple projects that have been implemented to gain a better understanding of the architecture of the DE1-SoC board.
Verilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.