Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Xtensa patches (19.x) (Do not merge, PR created for easier review only) #109

Open
wants to merge 255 commits into
base: xtensa_release_19.1.2_init
Choose a base branch
from

Conversation

gerekon
Copy link
Collaborator

@gerekon gerekon commented Jan 14, 2025

No description provided.

…Dag. Remove SHL/SRL/SRA/SRC pseudo operations. Remove redundant cttz/ctlz/ctpop tests. Remove Xtensa MachineFunctionInfo implementation.
Add support for llvm.{frameaddress,returnaddress} intrinsics.
Implement volatile load/store from/to volatile memory location.
Also implement User Registers class.
Implement DAG Combine for BRCOND operation with f32 operands.
Implement Debug, DFPAccel, S32C1I, THREADPTR, Extended L32R, ATOMCTL, MEMCTL features.
Implement Exception, HighPriInterrupts, Coprocessor, Interrupt,
RelocatableVector, TimerInt, PRID, RegionProtection and MiscSR
features. Implement instructions for Exception, Interrupt and
RegionProtection features with tests.
Implement subtarget dependent SR and UR register parsing and
disassembling, add tests. Implement User Registers read/write
instructions and add tests.
gerekon and others added 29 commits October 17, 2024 10:01
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

6 participants