-
Notifications
You must be signed in to change notification settings - Fork 577
Issues: lowRISC/ibex
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
[rtl] Declare Zkt - Scalar crypto data independent execution latency compliance
Component:RTL
RTL issue
Type:Enhancement
Feature requests, enhancements
#2202
opened Aug 9, 2024 by
GregAC
[rtl] Implement Zbkb - scalar crypto bitmanip
Component:RTL
RTL issue
Type:Enhancement
Feature requests, enhancements
#2201
opened Aug 9, 2024 by
GregAC
[rtl] Behaviour of debug single stepping with dummy instruction insertion may be surprising
Component:RTL
RTL issue
Type:Bug
Bugs
#2186
opened Jul 4, 2024 by
GregAC
[dv] Improve instruction trace around faulting instructions
Component:DV
Design verification (DV) or testing issue
Type:Enhancement
Feature requests, enhancements
#2099
opened Nov 8, 2023 by
GregAC
[dv] Directed test to check PoR values of CSRs
Component:DV
Design verification (DV) or testing issue
Type:Enhancement
Feature requests, enhancements
[dv, fcov] Look at use of U mode in riscv_mem_intg_error_test
Component:DV
Design verification (DV) or testing issue
Type:Enhancement
Feature requests, enhancements
[dv] Add testing and coverage for direct mode mtvec from #2044
Component:DV
Design verification (DV) or testing issue
Type:Task
Tasks, to-do list.
#2047
opened Jun 12, 2023 by
GregAC
[rtl] Consider implementation of the code size reduction extension (Zce)
Component:RTL
RTL issue
Priority:P3
Type:Enhancement
Feature requests, enhancements
#2023
opened May 2, 2023 by
GregAC
[dv] Verify data_rvalid_i hardening
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Task
Tasks, to-do list.
[dv] Add coverpoint for writing reserved bits of pmpcfg and hit it
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Task
Tasks, to-do list.
[cosim] Consider different interrupt/debug request notification mechanism
#2015
opened Apr 14, 2023 by
GregAC
[dv] Rip out old checking where needed in test suite
Component:DV
Design verification (DV) or testing issue
Priority:P2
[rtl] Implement mcounteren CSR
Component:RTL
RTL issue
Type:Enhancement
Feature requests, enhancements
#1974
opened Jan 19, 2023 by
GregAC
[rtl] Implement cycle/instret/time/hmpcountern CSRs
Component:RTL
RTL issue
Priority:P3
Type:Bug
Bugs
#1973
opened Jan 19, 2023 by
GregAC
[dv] Formally verify PMP functionality
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Enhancement
Feature requests, enhancements
[cosim] Sort out error/pmp failure behaviour on unaligned accesses
Component:DV
Design verification (DV) or testing issue
Priority:P3
[dv] Build a regression system for directed simple system co-sim tests
Component:DV
Design verification (DV) or testing issue
Component:Test
A test or set of tests
Type:Enhancement
Feature requests, enhancements
[dv] Small architectural coverage issues to investigate
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Task
Tasks, to-do list.
[dv] Randomize hart_id
Component:DV
Design verification (DV) or testing issue
Type:Enhancement
Feature requests, enhancements
[rtl] Issues with memory and instruction fetch errors with branch prediction enabled
Component:RTL
RTL issue
Type:Bug
Bugs
#1803
opened Sep 6, 2022 by
GregAC
Previous Next
ProTip!
Type g i on any issue or pull request to go back to the issue listing page.