-
Notifications
You must be signed in to change notification settings - Fork 577
Issues: lowRISC/ibex
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Automatically Fault Injection at run-time
Type:Question
Questions
#2084
opened Sep 4, 2023 by
sadjadtu
make[1]: *** [out/metadata/tb.compile.stamp] Error 2
Type:Question
Questions
#2071
opened Aug 12, 2023 by
cllll402
Ask a question related to Ibex, behavior simulation error in Vivado
Type:Question
Questions
#2065
opened Jul 31, 2023 by
twyayaya
Python script Error when running a dv test
Type:Question
Questions
#2064
opened Jul 29, 2023 by
liangmin8743
[dv] Directed test to check PoR values of CSRs
Component:DV
Design verification (DV) or testing issue
Type:Enhancement
Feature requests, enhancements
[dv, fcov] Look at use of U mode in riscv_mem_intg_error_test
Component:DV
Design verification (DV) or testing issue
Type:Enhancement
Feature requests, enhancements
[dv] Add testing and coverage for direct mode mtvec from #2044
Component:DV
Design verification (DV) or testing issue
Type:Task
Tasks, to-do list.
#2047
opened Jun 12, 2023 by
GregAC
Hamming distance between (critical) instructions
Component:RTL
RTL issue
Type:Enhancement
Feature requests, enhancements
Type:Question
Questions
#2036
opened May 17, 2023 by
alphan
Index overflow in FF register file in RV32E configuration
Type:Bug
Bugs
#2030
opened May 11, 2023 by
BlooHoosker
[rtl] Consider implementation of the code size reduction extension (Zce)
Component:RTL
RTL issue
Priority:P3
Type:Enhancement
Feature requests, enhancements
#2023
opened May 2, 2023 by
GregAC
fence instruction throwing unexpected illegal in RV32E congfiguration
Component:RTL
RTL issue
Priority:P3
Type:Bug
Bugs
#2022
opened Apr 21, 2023 by
tzwaenn
[dv] Verify data_rvalid_i hardening
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Task
Tasks, to-do list.
[dv] Add coverpoint for writing reserved bits of pmpcfg and hit it
Component:DV
Design verification (DV) or testing issue
Priority:P3
Type:Task
Tasks, to-do list.
[cosim] Consider different interrupt/debug request notification mechanism
#2015
opened Apr 14, 2023 by
GregAC
Error while installing spike simulator
Type:Question
Questions
#2011
opened Apr 6, 2023 by
raiyyanfaisal09
Transition documentation to commonmark
Component:Doc
Documentation issue
#2010
opened Apr 5, 2023 by
HU90m
SimpleSystem cannot be simulated using xcelium
Type:Bug
Bugs
#2006
opened Mar 24, 2023 by
ZeroSebastian
[dv] Rip out old checking where needed in test suite
Component:DV
Design verification (DV) or testing issue
Priority:P2
ProTip!
Mix and match filters to narrow down what you’re looking for.